CMOS INVERTER BASED SUBRACTOR USING MOSFET AND TFET

Aashania Antil
Aashiantil40@gmail.com
Ruby Mann
rubymann1610@gmail.com, under guidance of Dr. Aakash Tayal
Department of ECE, IGDTUW, Kashmere Gate

***Abstract*--**We study and design CMOS inverter based subtractor using MOSFET and TFET and proposed a new sleepy dynamic subtractor technique. Another Combiner engineering for direct change transmitter dependent on CMOS inverters just and working in transconductance mode. Addition and Subtraction frames the reason for some handling activities, from tallying to augmentation to shifting. Therefore, adder circuits are of extraordinary enthusiasm to computerized framework architects. Adders and Subtractor are imperative segments in the applications like Digital Signal Processing (DSP) architectures. For flag handling, subtractor is the fundamental rationale circuits which can discover applications in advanced registering and bundle marks preparing. Expansion and Subtraction is the most fundamental math activity. The fast increment in the quantity of transistors on chips has empowered an emotional increment in the execution of processing frameworks. Calculations should be performed utilizing low-power, and circuits working at more noteworthy speed. The parameters are improved by 76.7% and 90%.

Index terms—CMOS inverter, subtractor, combiner, RF transmitter, sleepy dynamic

1. INTRODUCTION

With the developing of remote correspondence frameworks, the interest of elite WLAN ends up huge as of late. The expanding enthusiasm for exceedingly incorporated circuits frames a heartless weight for ease, low power and little transmitter's size. This has prompted numerous upgrades in structure of transmitter engineering. Advancement in silicon incorporated circuit innovation empowered new versatile items and administrations. Most RF front-end circuits are normally executed in Silicon Germanium (SiGe) and Gallium Arsenide (GaAs) advances, since they offer the best high-recurrence circuit exhibitions regarding speed, commotion affectability, part coordinating and their moderately great solidarity gain transition recurrence (FT). Be that as it may, as of late CMOS innovation has been enormously improved. CMOS process offers a high thickness of combination and low utilization which supports its utilization in remote correspondences with the improvement of the System on Chip approach (SoC) that empowers joining of entire CMOS RF circuits on a solitary chip. The transmitter is a vital square in correspondence frameworks. It changes over the baseband flag to the radio recurrence by performing three fundamental capacities: adjustment, recurrence translation, and power enhancement. Two noteworthy transmitter designs exist. The first is a two-advance transmitter engineering where the baseband flag is upconverted twice with the end goal that the power speaker yield range is a long way from frequencies of the neighborhood oscillator. The second one uses I/Q modulator and performs recurrence translation in one stage as appeared in figure 1.1.

It is likewise called an immediate change transmitter on the grounds that the baseband flag is straightforwardly translated up to a RF

flag. The immediate transformation design has been an appealing decision for single-chip reconciliation in view of its numerous favorable circumstances. Regardless of the immediate transformation engineering has some outstanding issues which anticipated its far-reaching use; it has been very much perceived for its straightforwardness and potential for single-chip usage. Moreover, it requires just a base RF area and no picture dismiss channel and in this way the transmitter is progressively agreeable to both multi-standard and high-reconciliation capacities, particularly for RF framework on chip (SOC) framework. The circuit square graph of the transmitter appeared in Figure 1.1consists of a VCO producing a lot of four stagesLO signals which are in quadrature with one another, two single sideband (SSB) Mixers each for the up transformation of the I or the Q branches, Combiners, and a completely differential Power Amplifier which drives the reception apparatus with the tweaked jumped transporter. This strategy for quadrature regulation has the benefit of decreasing or wiping out intermodulation impedance brought about by a persistent transporter close to the balance sidebands. Actually, the two blender yields are summed utilizing Combiners inside to include stage segments and reject quadrature parts of the blender yields. The final product (without extra sifting) is a smothered transporter, single side band voltage yield at a recurrence that is either the entirety or distinction of the LO and baseband motion, in addition to stifled leftovers of the LO and contradicting sideband.

This work manages the structure of subtractor dependent on CMOS inverters utilized for flag mix in remote transmitters. Several techniques are introduced to enhance the performance of cmos inverter based subtractor.



Figure 1.1: The direct conversion wireless sensor transmitter architecture

2. SUBTRACTOR

Double activities. In numerous PCs and different sorts of processors, subtractors are utilized for the math counts, but at the same time are as often as possible utilized in different pieces of the processor. The subtractors can be built to work on parallel numbers. Contingent on the use of the gadget or the reason for the application to be played out, the contributions to the circuit gadget may shift from a few. We could utilize a Half-Subtractor in the event that we have two sources of info while for three information sources, a Full-Subtractor can be utilized.



Figure 2.1: subtractor based CMOS inverter

The CMOS Inverter based subtractor is shown in figure 2.1. The circuit utilizes 10 CMOS inverters. Since circuits are completely differential, they are shaped by two symmetrical branches, every one of which contains four cells of inverters and the two branches are associated by two different inverters each associated between the channel input and the output of the other channel. All inverters are voltage provided at VDD and set so as to get a voltage transition around VIN=VOUT=VDD/2. Hence, the inverters are in T-mode giving a generally high linearity contrasted with its computerized mode activity and reproduce at little plentifulness a trans conductor.

3. PROPOSED SUBTRACTOR DESIGN

Here, the primary goal is to reduce parameters such as area, delay, average power and dissipation. To meet them, many different circuit level techniques are designed to reduce these parameters. The circuits are implemented using MOSFET and TFET and further comparison between them is presented in this section.

A. Dynamic subtractor based on CMOS inverter



Figure 3.1: Dynamic Inverter

In incorporated circuit structure, dynamic rationale (or at times timed rationale) is a plan approach in combinatory rationale circuits, especially those executed in MOS innovation. It is recognized from the purported static rationale by misusing transitory capacity of data in stray and gate capacitances. Dynamic rationale circuits are normally quicker than static partners, and require less surface zone, however are progressively hard to plan. The standard utilization of a clock flag is to synchronize transitions in consecutive rationale circuits. For most executions of combinational rationale, a clock flag isn't required. The above static subtractor dependent on CMOS Inverter is changed over

to dynamic by adding clock flag to every inverter. In this way, every inverter will be supplanted using figure 3.1.

A. Subtractor using TFET



Figure3.2: Inverter TFET



Figure 3.3: Dynamic Inverter TFET

Tunnel FET is used for improvement in Subtractor circuit as the it has promising future in low power techniques and it is being used in wireless transmitters for high efficiency and wireless communication. The term TFET , as one of theskilled changes to the regular MOSFET depends onvarious execution factors incorporates Possible for over the 60mV/decade, sub edge swing, ultra-low power and ultra-low voltage, the impacts of short channel, leakage current decrease, speed prerequisite surpassing because of the impacts of burrowing, capacity to take a shot at sub-limit and super-edge voltage, comparability in the get together procedure as likened with a MOSFET. Taking into consideration the above variables, the MOSFET could be changed by a potential substitute as far as burrowing field impact transistor with the end goal of rapid, vitality effective, and ultra-low power applications in the territory of coordinated circuits. Therefore, all the above subtractors implemented using MOSFET is then replaced by TFET configuration and the symbol for the same is shown in figure 3.2, 3.3 and 3.4



Figure 3.4: Sleepy Dynamic Subtractor TFET



Figure 4.1: waveform of CMOS inverter based subtractor using MOSFET

B. Sleepy Dynamic Subtractor

Proposed sleepy dynamic subtractor is modified form of above subtractors. This technique is basically proposed by adding sleepy transistor to the dynamic inverter based subtractor as shown in figure 3.4. It functions in such a way that they are turned on during active mode and turned off during sleep/ in-active mode. Sleepy dynamic subtractor is implemented using both MOSFET and TFET.

4. CIRCUIT IMPLEMENTATION AND SIMULATION RESULTS

All the cmos inverter based subtractor designed above are simulated using synopsis HSPICE tool at 32 nm technology. All the results are tabulated as shown in table 4.1. The designs of subtractors are compared in terms of average power, delay, energy dissipation. From the table it is observed that sleepy dynamic subtractor proposed circuit TFET shows best results than other subtractor. The parameters are improved by 76.7% and 90%. Therefore, sleepy dynamic subtractor proposed circuit TFET is the best subtractor in terms of parameters such as average power, delay, energy and dissipation.



Figure 4.2: waveform of dynamic inverter based subtractor using MOSFET



Figure 4.3: waveform of sleepy dynamic subtractor using MOSFET



Figure 4.4: waveform of CMOS inverter based subtractor using TFET



Figure 4.5: waveform of dynamic inverter based subtractor using TFET



Figure 4.6: waveform of sleepy dynamic subtractor using TFET

	Sub Dynamic TFET	Sub Sleepy Dynamic MOSFET	Sub Sleepy Dynamic TFET
Average Power	6.90E-07	8.81E-07	1.62E-07
Delay	4.82E-08	4.80E-08	4.76E-08
Dissipation	5.31E-09	2.68E-07	5.86E-09
Energy	3.33E-14	4.23E-14	7.72E-15

Table 4.1: comparison result of sub TFET, sub dynamic MOSFET and sub TFET

Table 4.2: comparison result of sub dynamic TFET, sub sleepy dynamic MOSFET and sub sleepy dynamic TFET

	Sub MOSFET	Sub Dynamic MOSFET	Sub TFET
Average Power	2.00E-04	1.51E-06	1.55E-04
Delay	2.79E-08	4.83E-08	2.80E-08
Dissipation	1.91E-04	2.44E-07	1.62E-04
Energy	5.59E-12	7.27E-14	4.33E-12

REFERENCES

[1]. Hanen Thabet et al., "Combiners based on CMOS inverters and application in RF transmitter for Wireless Sensors" 2012 International Conference on Design & Technology of Integrated Systems in Nanoscale Era

[2]. H. Barthélemy et al.," OTA based on CMOS inverters and application in the design of tuneable bandpass filter", Analog Integrated Circuits and Signal Processing, Springer, pp. 1573-1979, 2008.

[3]. M.K. Raja et al., "A18mWTx, 22 mW Rx transceiver for 2.45 GHz IEEE 802.15.4 WPAN in 0.18m CMOS," inProc. IEEE Asian Solid-State Circuits Conf. Tech. Dig. (ASSCC 2010), Nov. 2010, p. 1.

[4]. P. van Zeijl et al., "A Bluetooth radio in 0.18m CMOS," IEEE J. Solid-state Circuits, vol. 37, pp. 1679–1687, Dec. 2002

[5]. A. N. KARANICOLAS. "A 2.7V 900MHz CMOS LNA and Mixer". In 1996 Int. Solid-State Circuits Conference, pages 50–51. IEEE, 1996

[6]. R. d. Francisco, "Indoor channel measurements and models at 2.4 GHz in a hospital," in IEEE Global Telecommunications Conference, Dec. 2010, pp. 1-6.

[7]. Pantelakis Get al., "Development of an ultra-low power wireless Sensium platform providing personalized healthcare for chronic disease management" Retrieved October 10, 2014, from http://www3.imperial.ac.uk/pls/portallive/ docs/1/3182 9696.PDF.

[8]. Hanen Thabet et al., "Design of CMOS VCO and Combiner used in RF Transmitter for Wireless sensors" 2Aix-Marseille University, IM2NP laboratory, Marseille, France, PRIME 2012

[9]. Sohaib A. Qazi et al., "Proposed Architecture for Low Power and Area Efficient Edge Combiner" IEEE Journal of Solid-state Circuits, vol. 40, pp. 2469-2482, Dec. 2005

[10]. Y-I. Kwon et al., "An ultra-low-power CMOS transceiver using various low-power techniques for LR-WPAN applications," IEEE Trans. Circuits Syst. I, vol. 59, no. 2, pp. 324-336, Feb. 2012.